

FIGURE 1B






FIGURE 1A

SOURCE SIDE INJECTION FLASH MEMORY CELL: CROSS SECTION ALONG THE BIT LINE



BLOCK DIAGRAM OF A NONVOLATILE MULTILEVEL MEMORY SYSTEM


FIGURE 1C



BLOCK DIAGRAM OF AN ELECTRONIC CAMERA SYSTEM

FIGURE 1D

open any other system, such as a...



BLOCK DIAGRAM OF AN ELECTRONIC AUDIO SYSTEM

FIGURE 1E

FIG. 2A




FIGURE 2A

BLOCK DIAGRAM OF SUPER HIGH DENSITY DIGITAL MULTILEVEL NON-VOLATILE MEMORY I.C. SYSTEM.

FIG. 2B is a block diagram of a flash power management unit (FPMU).





FIGURE 2B  
BLOCK DIAGRAM OF A FLASH POWER MANAGEMENT UNIT FPMU



VOLTAGE MODE SENSING

FIGURE 2C




FIGURE 3A



TOP SECRET




FIGURE 3B





FIGURE 3C



**FIGURE 4A** INHIBIT AND SELECT SCHEME

FIGURE 4B INHIBIT AND SELECT SCHEME




FIGURE 4B INHIBIT AND SELECT SCHEME






FIGURE 4C INHIBIT AND SELECT SCHEME









FIGURE 4F INHIBIT AND SELECT SCHEME




TOP SECRET




CROSS SECTION OF INHIBIT AND SELECT SEGMENTATION INTERCONNECT

FIGURE 5A




CROSS SECTION OF INHIBIT AND SELECT SEGMENTATION INTERCONNECT  
FIGURE 5B

THIS DOCUMENT CONTAINS INFORMATION OF A CONFIDENTIAL NATURE



2-STEP RAMP RATE CONTROL



FAST-SLOW RAMP RATE CONTROL

FIGURE 5C





FIGURE 6  
BLOCK DIAGRAM OF MULTILEVEL MEMORY DECODING







FIGURE 8


SEGMENTED POWER SUPPLY DECODER  
FOR MULTILEVEL MEMORY DECODING



302 RDSGBLDEC

FIGURE 9A

BL SELECT DECODER FOR  
MULTILEVEL MEMORY DECODING



INHIBIT DECODER FOR  
MULTILEVEL MEMORY DECODING

FIGURE 9B







FIGURE 9C






FIGURE 11A




FIGURE 11B

TOP SECRET




FIGURE 11C







FIGURE 12



**FIGURE 13**









REFERENCE DETECTION

FIGURE 15




POSITIONAL REFERENCE SYSTEM: LINEAR

FIGURE 16



POSITIONAL REFERENCE SYSTEM: GEOMETRIC

FIGURE 17



REFERENCE SYSTEM: GEOMETRIC COMPENSATION

FIGURE 18




FIG. 19A




FIG. 19B




FIG. 20




FIG. 21






Fig. 22A

U.S. PAT. & TM. OFFICE




Fig. 22B




FIG. 23




FIG. 24




FIG. 25

Fig. 26




Fig. 26




Fig. 27

(To Data Latches)